Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21335 Discussions

SPI Core basics

Altera_Forum
Honored Contributor II
‎07-02-2013 10:15 AM
1,187 Views

I wrote a small wiki to help with the basics of the SPI core. 

 

Comments welcome. Especially for increasing the size of the SPI receive side. 

 

http://www.alterawiki.com/wiki/spi_core 

 

Thanks 

ZubairLK
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎04-13-2016 01:14 AM
314 Views

I am interested in connecting a DAC via the GPIO pins on my dev board. do you have any thoughts about how to setup the spi in qsys such that it can interface with he DAC (introducing proper delays, etc.)? The DACs take a 16bit length word.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.