Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21608 Discussions

Serial RapidIO Megafunction

Altera_Forum
Honored Contributor II
1,241 Views

Hello, I have a question about Serial Rapidio Megafunction. A use Arria II GX Development Kit and I try to send data (packet) via transceivers channel. I need to send data to TX port and through HSMC loopback header received it on RX port on the same Rapidio Megafunction in FPGA (1xlink/1250 Mbps). Is it possible? I use my own Avalon MM Master component, which creates access to avalon bus (as a state machine in VHDL) without NIOS. This component is connected to rapidIO (to sys_mnt_slave, io_read_slave, io_write_slave). The io_write_master and io_read_master are connected to onchip memory. I have set the transmit slave window(base, mask, offset) and the receive master window through sys_mnt_slave, but if I try to write data to io_slave_write, the data are not writen to onchip memory (through loopback). I didn´t find how to initialize the Rapidio megafunction. Can someone help me or post me some good tips? Thank you very much. 

 

Yours sincerely Joey
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
498 Views

I use only one channel (1 transceiver / 1xlink / 1250 Mbps).

0 Kudos
Altera_Forum
Honored Contributor II
498 Views

Please refer the Rapidio megafunction user manual about how to instantiate and how to use it in your design. It must be simple if you go through altera's userguide. You can access the user guide under: http://www.altera.com/literature/ug/ug_rapidio.pdf

0 Kudos
Altera_Forum
Honored Contributor II
498 Views

Have i must use the Avalon-MM interface? Can i use the Avalon-ST?

0 Kudos
Reply