Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21611 Discussions

Setting D1, D5 and D6 of ALTDQ_DQS

Altera_Forum
Honored Contributor II
‎03-04-2009 04:39 PM
1,003 Views

From the ALTDQ_DQS manual, the IO_Config Primitive is require to set D1, D5 and D6. The user must generate external control signals to this primitive. 

 

Are there a megablock to create these control signals (config_datain, config_clk, config_update, xxx_io_config_ena)? I am trying to create internally block or state machine to handle these signals, but avoid create external interface just for these signals. 

 

Any advices. 

 

Thanks
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.