Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Setting a block from memory from HPS to FPGA simply

Altera_Forum
Honored Contributor II
‎12-25-2015 09:51 PM
1,063 Views

I am about to run an experiment of some digital audio processing on the Cyclone V based terasic Atlas / DE0-Nano-SoC kit, and I'm looking for an advice: 

 

The audio processing IP is made solely in the FPGA fabric, and HPS/linux is only going to be used for setup, status and run-control. The linux application will have to set a block of 384 bytes of configuration into the FPGA fabric prior to start. The question is how to get the configuration into the FPGA fabric most simply, yet elegantly. No streaming to/from HPS, and changes to this configuration occurs very seldom. 

 

I plan to use PIO for the overall run and status control of the FPGA processing. For the 384 bytes of config, can this be a way to do it: Implement a dual-port RAM on the LW bridge and implement a FPGA FSM that fetches the configuration into the audio IP? Or are there other alternatives to do this?
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.