Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Signal Tab Sample Depth

Altera_Forum
Honored Contributor II
‎03-03-2015 04:15 PM
1,251 Views

Hi, 

 

Is there any way to increase the size of sample_depth in signal tab with is 128 K maximum ? 

 

I appreciate your help. 

 

Thanks.
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎03-03-2015 08:55 PM
589 Views

If the option isnt there, then no. 

Increasing the sample size increases the ram usage. And it will get very large as you connect more signals
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.