Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Signal Tap II analyzer error

Altera_Forum
Honored Contributor II
1,668 Views

Hi, 

 

I am using Quartus II for Cyclone II device. I have USB blaster for JTAG connection. 

 

I am trying to use signal tap II analyzer. When I try to recompile the file, after setting the instance and trigger conditions it is giving the following error messages 

Error: Node instance "instance_1" instantiated with unknown parameter "SLD_ATTRIBUTE_MEM_MODE" 

Error: Can't elaborate inferred hierarchy "sld_signaltap:instance_1" 

Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings 

Error: Peak virtual memory: 175 megabytes 

Error: Processing ended: Tue Apr 28 16:55:03 2009 

Error: Elapsed time: 00:00:06 

Error: Total CPU time (on all processors): 00:00:04 

Error: Quartus II Full Compilation was unsuccessful. 4 errors, 3 warnings 

 

I am pretty new to FPGA design. Pleae help me out with this issue.
0 Kudos
5 Replies
Altera_Forum
Honored Contributor II
782 Views

 

--- Quote Start ---  

Hi, 

 

I am using Quartus II for Cyclone II device. I have USB blaster for JTAG connection. 

 

I am trying to use signal tap II analyzer. When I try to recompile the file, after setting the instance and trigger conditions it is giving the following error messages 

Error: Node instance "instance_1" instantiated with unknown parameter "SLD_ATTRIBUTE_MEM_MODE" 

Error: Can't elaborate inferred hierarchy "sld_signaltap:instance_1" 

Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings 

Error: Peak virtual memory: 175 megabytes 

Error: Processing ended: Tue Apr 28 16:55:03 2009 

Error: Elapsed time: 00:00:06 

Error: Total CPU time (on all processors): 00:00:04 

Error: Quartus II Full Compilation was unsuccessful. 4 errors, 3 warnings 

 

I am pretty new to FPGA design. Pleae help me out with this issue. 

--- Quote End ---  

 

 

Hi, 

 

which Quartus Version did you use and how did you setup the signaltap file ? 

 

Kind regards 

 

GPK
0 Kudos
Altera_Forum
Honored Contributor II
781 Views

Thanks a lot for replying Pletz. 

 

I found the mistake. I had installed both quartus 7.1 and 8.0. Signal tap II analyzer was pointing to 7.1 but i had compiled my program in quartus 8.0.
0 Kudos
Altera_Forum
Honored Contributor II
781 Views

 

--- Quote Start ---  

Thanks a lot for replying Pletz. 

 

I found the mistake. I had installed both quartus 7.1 and 8.0. Signal tap II analyzer was pointing to 7.1 but i had compiled my program in quartus 8.0. 

--- Quote End ---  

 

 

Hi, 

 

fine that you found the root cause. I expected something like that. Switching between 

Quartus versions requires always signaltap files, generated by the corresponding Quartus version. 

 

Kind regards 

 

GPK
0 Kudos
Altera_Forum
Honored Contributor II
782 Views

hi gadeepu 

 

how you deal with the problem?
0 Kudos
Altera_Forum
Honored Contributor II
781 Views

 

--- Quote Start ---  

hi gadeepu 

 

how you deal with the problem? 

--- Quote End ---  

 

 

 

Hi, 

 

you have to use the signaltap version of the Quartus version you used for P&R. 

 

Kind regards 

 

GPK
0 Kudos
Reply