Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Simulation and design of CIC Filter using Verilog HDL

Altera_Forum
Honored Contributor II
‎03-12-2014 09:02 AM
1,312 Views

Hi everyone. 

As you can all see i am new on this forum and i already start with a new thread. Actually i already saw some threads (like this one http://www.alteraforum.com/forum/showthread.php?t=36918 )  

that are a little similar to my question. But as i am new in verilog hdl i would like to ask about some help. 

 

I have to simulate using matlab and design using verilog hdl in quartus ii a CIC filter. Because the band width of a single-stage CIC filter is fixed, in order to realize the desired band width, in this case 10KHz, i must calculate how many CIC filters should be cascaded. By the way, the main sampling frequency is 65MHz,and it is a very important parameter to be used in the design. The frequency domain ripple of the filter is not given, so you can set it in advance, like 0.1dB or 0.5dB 

 

Can anyone please share some help to make this happen? 

Thank you
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.