Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

State-machine encoding settings?

Altera_Forum
Honored Contributor II
‎02-04-2014 06:54 PM
1,075 Views

Hi all, 

 

Since I'm messing around with ancient parts (epf10k10/epm7xxx) resources are at a premium. I've managed to shave off quite a few LE's by switching to lpm functions so now it's down to optimizing code to make as efficient use as possible of the CLB's. So, with that said.... State machines seem to favor one-hot encoding, which is all nice and well but that means that anything over 8-states or so begins to hurt. badly. So while I've tried to break down my FSM's to less than 8 states, I'd love to see alternatives.  

 

Thoughts? 

 

-Mux
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎02-05-2014 08:14 AM
352 Views

We don't know the function to be implemented, so detail suggestions are hardly possible. 

 

Generally, I would set up a simple test design, compile it with different encoding settings (or possibly testing other design alternatives) and analyse the synthesized gate level logic to understand how the resource usages comes up.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.