Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
18972 Discussions

Stratix 10 IOPLL Frequency range

SK_VA
Beginner
256 Views

Hi,

I am trying to create 512KHz from 200 MHZ reference clock using IOPLL.

But the actual frequency generated is 1.176471MHZ.

 

I would like to know is there a way to generate 512KHz using pll for stratix 10.

 

What are the frequency ranges of ref clock and out clock for IO plls for stratix 10.

0 Kudos
1 Reply
JonWay_C_Intel
Employee
129 Views

Hi @SK VA​ 

 

You wont be able to generate 512kHz. If you refer to the datasheet. the VCOmin is 600Mhz. The max C-counter is 510. If you take 600MHZ/510=1.176471MHZ...this is the minimum frequency that can output from the IOPLL.

 

See datasheet; https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/stratix-10/s10_datasheet...

Reply