Stratix 3: Questions on DQS Mode (Read Clocks, etc) for an SRAM Interface

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

Stratix 3: Questions on DQS Mode (Read Clocks, etc) for an SRAM Interface

932 Views

This thread is posted in the Quartus forum. However, because it contains Stratix 3 architecture questions, as well as tool questions, I'm cross-posting a link here.

http://www.alteraforum.com/forum/showthread.php?p=96691#post96691

Thanks,

Chris

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.