Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Stratix IV GX power-up bug

Altera_Forum
Honored Contributor II
‎11-11-2009 03:41 PM
1,095 Views

Those of you using Stratix IV GX in a new design are no doubt aware by now of the bug Altera discovered in their production silicon: 

http://www.altera.com/literature/es/es_stratixiv_gx.pdf 

 

A bit embarrassing for Altera and concerning for users. The bug requires that VCC be fully powered before VCCAUX begins to ramp. 

 

Not that anybody necessarily needs help but I thought I'd post the little circuit I devised for detecting a power-up on the 0.9V VCC rail. I then use the output of this circuit to enable my linear regulator which supplies (among other things) VCCAUX. Just thought somebody might find it useful. 

 

Jake
Preview file
469 KB
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.