Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21607 Discussions

Stratix IV core power circuit Design

Altera_Forum
Honored Contributor II
‎11-10-2011 07:14 PM
1,122 Views

Stratix IV :EP4SGX360KF40C4N. 

 

What is the Maximum core current (the 0.9V one ) based on regular operating condition,let say 50% load.or say using all 24 ports and a few code for PRBS 31 and a few IOs. 

 

Right now, We are assuming 10A for the Icc.(0.9v). 

 

Does this sound correct. 

 

 

Please Advise, 

 

 

Thanks
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎11-11-2011 08:51 AM
408 Views

You can use the early power estimator to determine that. You can find it here (http://www.altera.com/support/devices/estimator/st3-estimator/st3-power-estimator.html) and the manual here (http://www.altera.com/literature/ug/ug_epe.pdf)

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.