Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21611 Discussions

Stratix V FPGA resistance between user IO and GND

Altera_Forum
Honored Contributor II
‎12-28-2015 12:26 AM
991 Views

Hi, 

Which order of magnitude is the default resistance between user IO and GND in Stratix V FPGA, M ohm, K ohm or ohm? 

Thanks.
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.