Stratix V Transceivers in Qsys

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

Stratix V Transceivers in Qsys

884 Views

Hi I did a simple transceiver project in Qys running at 1250Mbps. I have generated the Verilog code for the design and programmed the device. However, I have trouble establishing a link in the system console to run the BER and EyeQ analysis. The FPGA used is 5SGXEA7N2F45C2ES and version of Quartus is 12.0. Attached are some pictures related to the project. Would really appreciate it if anyone could help me figure out what is wrong. Thanks.

1450 KB

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.