Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
The Intel sign-in experience has changed to support enhanced security controls. If you sign in, click here for more information.
19825 Discussions

Stratix10 SoC using FPGA fabric U-Boot failed to reset or stuck at DDR initialization


Hi expert,

I am using Quartus 21.3 to generate a *_hps.sof for Stratix10 SoC, but arm stuck at DDR initialization when finishing loading *_hps.sof

gsrd is:

Use pfg to generate *_hps.sof from .sof

Arm log is:

U-Boot SPL 2017.09 (Mar 27 2019 - 09:31:09)
MPU 1200000 kHz
L3 main 400000 kHz
Main VCO 2400000 kHz
Per VCO 2000000 kHz
EOSC1 25000 kHz
HPS MMC 50000 kHz
UART 100000 kHz
DDR: Initializing Hard Memory Controller
DDR: Calibration success
SDRAM: Initializing ECC 0x00000000 - 0x80000000
SDRAM-ECC: Initialized success with 1343 ms
DDR: HMC init success
DDR: 2048 MiB
DDR: Running SDRAM size sanity check
"Synchronous Abort" handler, esr 0x96000210
ELR: ffe042dc
LR: ffe01950
x 0: 0000000001000000 x 1: 0000000080000000
x 2: 0000000008000000 x 3: 0000000000000003
x 4: 0000000000000000 x 5: 00000000ffe3dc68
x 6: fffffffffdffffff x 7: 0000000010000000
x 8: 0000000000000031 x 9: 0000000000000080
x10: 00000000000004f4 x11: 0000000000000074
x12: 0000000000000002 x13: 0000000000000023
x14: 0000000000000008 x15: 0000000000000008
x16: 0000000000030a0f x17: 75c33a83711ebed7
x18: 00000000ffe3de90 x19: 00000000ffe3de90
x20: 00000000ffd21000 x21: 00000000ffffffff
x22: 00000000ffd12000 x23: 0000000000000000
x24: 00000000ffe2a000 x25: 00000000fffffff7
x26: 0000000000000001 x27: 0000000000004000
x28: 0000000000000002 x29: 00000000ffe3de60

Resetting CPU ...

resetting ...
Mailbox: Issuing mailbox cmd REBOOT_HPS



I Change to another u-boot hex:


arm log is:

U-Boot SPL 2019.10-ga2f8989-dirty (May 13 2020 - 22:36:10 +0800)
Reset state: Cold
MPU 1200000 kHz
L3 main 400000 kHz
Main VCO 2400000 kHz
Per VCO 2000000 kHz
EOSC1 25000 kHz
HPS MMC 50000 kHz
UART 100000 kHz
DDR: Warning: DRAM size from device tree mismatch with hardware.
DDR: 4096 MiB


Anything wrong with my step?

And additional question is why the size of *_hps.sof is much smaller than *.sof? 


0 Kudos
4 Replies


Are you using a S10 Dev Kit?

I recommend to use the new build flow to get the latest U-boot version:

The hps.sof contains the FPGA configuration info, as well as the HPS U-boot FSBL code and HPS FSBL hardware Handoff binary.

The .sof contains the necessary handoff file information that is required by the First-Stage Bootloader (FSBL) during boot up, such as HPS clock and pin mux information.


I am using S10 SoC Dev Kit.

May I know if there is any gsrd with uboot in it, which can support S10 SoC Dev Kit with1SX280HU2F50E1VGAS device?

Does hps.sof includes all FPGA customer design logic since it is so small?



Here is the pre-built images you can find of various versions:

This is using SD Card:

The link I provided previously, is to create the images, the link above has the pre-built images which you can program and write to your board and boot it up.



Do you have any further questions?