Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

The issue of MAX II series CPLD I/O standard

Altera_Forum
Honored Contributor II
‎03-27-2015 06:55 AM
1,030 Views

Hi, everyone, 

 

Would you please tell me the High-level input voltage and Low-level input voltage of EPM570T100C in Schmitt trigger input mode? 

As we read the MAX II Device Handbook, and only got the following information: 

 

Hysteresis for Schmitt trigger input 400mV Typical 

 

We can't the the information of High-level input voltage and Low-level input voltage. 

Would you please offer us the information or guide us where we can get it. 

Thanks, 

B.R., 

Axis
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎03-27-2015 07:04 AM
352 Views

3.3V Schmitt tigger input mode

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.