Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

TimeQuest and Timing constrataints, what to we enter for tsu, th, tco, tpd

Altera_Forum
Honored Contributor II
‎11-23-2012 11:06 AM
1,342 Views

When we are constraining a design we can enter values for the tsu, th, tco, and tpd as well as the clock itself. 

My question is that, for a given design how do I know what tsu, th, tco I should be entering? I mean are these values not intrinsic to the device itself? What value would I enter for these and why can we also ignore them?
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎11-23-2012 12:02 PM
597 Views

tsu, th, tco constraints are usually specified for IO pins. These values will depend on the protocol/device data sheet that you are interfacing with. 

 

There is no need to specify tsu, th for internal data paths as they will be taken care of by Quartus tool depending on your target device.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.