Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21608 Discussions

TimeQuest question

Altera_Forum
Honored Contributor II
‎02-07-2010 07:22 PM
1,146 Views

I am working through the TimeQuest online training video and I noticed that the set_input_delay example (slide 98) gives a clk slew of +/- 0.5 nsecs. My question is what is the slew with respect to in order to give a negative value? I thought external clk slew resulted from board delays. 

 

Sorry... The forum will not allow me to post a link to the training course. It is course number ODSW1115. 

 

Thanks
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.