Community
cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Honored Contributor I
909 Views

TimeQuist analyzer

After compiling the design why always the timequist analyzer shows red color that means there is an unconstraint paths...

0 Kudos
3 Replies
Highlighted
Honored Contributor I
3 Views

Hi, 

 

Setup time and Hold time need to be met. If it is not met it is highlighted in red. 

http://quartushelp.altera.com/15.0/mergedprojects/analyze/sta/sta_about_sta.htm 

https://www.youtube.com/watch?v=bfmthlz3dgs 

 

Best Regards, 

Anand Raj Shankar 

(This message was posted on behalf of Intel Corporation)
0 Kudos
Highlighted
Honored Contributor I
3 Views

 

--- Quote Start ---  

Setup time and Hold time need to be met. If it is not met it is highlighted in red. 

--- Quote End ---  

 

The present problem is probably that the OP didn't enter any timing constraints. You get an idea what TimeQuest is assuming if you look at the clocks and unconstrained paths categories in the report. 

 

Without any constraints, TimeQuest assumes a default clock frequency of 1000 MHz which makes all timing paths fail.  

 

Learn how to apply timing constraints according to your actual design parameters.
0 Kudos
Highlighted
Honored Contributor I
3 Views

Hi, 

 

Is your design purely combinational one or sequential (clocked)? If its combinational one, you need to specify the IO constraints, max delay, etc. If its a clocked design, you need to specify the clocks, false paths, multi-cycle paths, IO delays, etc.  

 

Running the entire flow without specifying any constraints is akin to un-constrained synthesis and PNR, and can cause issues . Make sure you specify the design constraints in the SDC file or use the tool to specify it.
0 Kudos