Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20704 Discussions

Timequest - max skew

Altera_Forum
Honored Contributor II
1,277 Views

Hello, 

 

Can anyone suggest the best way to minimize skew between signals of a data bus that is output to a peripheral? I noticed the manual for TimeQuest lists the max_skew command, but when I use it in the SDC file, it isn't recognized.  

 

In other words, how does one get Quartus to place signals of the same group (e.g. Data[7..0]) such that each data bit is no more than Xns from any other bit? 

 

Thanks.
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
391 Views

I use the set_max_delay and set_min_delay contraints together. 

 

Refer to the API reference: 

http://www.altera.com/literature/manual/mnl_sdctmq.pdf 

 

Jake
0 Kudos
Reply