Timing Analysis Issue

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

Timing Analysis Issue

1,105 Views

I am using Cyclone IV GX with Quartus 14.0 to create a simple DSP system.

I have simulated my design, which looks good however I am having issues after programming so I constrained the design.

However the timing analysis after building throws up an issue.

I get a setup slack of -8.5ns for the nodes of an ALTSHIFT_TAPS block with a ALTPLL output c1 as the launch and latch clock.

The PLL is driven by a 12.288MHz clock and multiplied by 8 to give a C1 of 98.304MHz.

The PLL is in the top block and this drops down one block into a DSP module that has the ALTSHIFT_TAPS function.

There is a second ALTSHIFT_TAPS in the design which is configured the same way and throws up no such issue.

Anyone any ideas as to what is wrong or what can be done to fix this?

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.