Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21602 Discussions

Timing Jitter spec of Max 3000A

Altera_Forum
Honored Contributor II
‎10-26-2011 10:53 PM
1,157 Views

We would like to implement fast-time combinational logic function using MAX3000A CPLD(EPM3032A-4). For this type of application, what is the timing jitter specification of this device with 3.3V supply?

0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎10-27-2011 06:13 AM
426 Views

It's unusual to give jitter specification for logic devices. I guess, you need to determine it yourself.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎10-27-2011 01:46 PM
426 Views

Has anyone looked into timing jitter spec of MAX 3000A CPLD?

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.