Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Timing issue

Altera_Forum
Honored Contributor II
‎06-22-2011 05:11 PM
1,185 Views

Hi, 

How do I know how match conditions I can put inside the "if (conditions) then" without causing any timing issue (missing clocks...)? Can I write: "if (a='1' and b='0' and…… z='1') then idan<='1';"? maybe something to do to Fmax … 

Thanks, Idan
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎06-22-2011 07:06 PM
488 Views

I commonly use this construct to test for saturation: 

 

clocked process... 

if signed(data) < 32768 and signed(data > -32768 then... 

 

with data about 18 or 20 bits thus the test involves 40 bits comparator. 

I don't see any timing problem. But data is registered before the if test. 

 

So as long as your inputs to the if test are registered and result is registered then hope it will not be a burden on timing.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.