Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20785 Discussions

Top-level entity " " is undefined

Altera_Forum
Honored Contributor II
‎03-01-2014 02:30 AM
2,605 Views

I get the error: 

 

Top-level design entity " " is undefined 

Full Compilation was unsuccessful. 3 errors 

 

I tried using methods from previous posts but nothing worked. I named everything the same. Can anyone explain the problem?
0 Kudos

Link Copied

3 Replies
Altera_Forum
Honored Contributor II
‎03-01-2014 07:35 AM
589 Views

What posts are you referring to? have you included all the source code in the project.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎03-01-2014 09:46 PM
589 Views

Hi, May be could you select top level entity : In Quartus II, "Project Navigator", select "Files" tab, right clic and activate "select top-level entity" ... Hope this helps !

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎03-03-2014 03:11 PM
589 Views

enter the first entity name ex ..ece of ur program 

add what r all related module related to work lib in that ece... 

then compile
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.