Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21009 Discussions

Total execution time and propagation delay

Altera_Forum
Honored Contributor II
‎11-14-2014 01:55 PM
5,120 Views

hi, 

How to calculate total execution time and propagation delay for VHDL files under Quartus II? 

Thank you
0 Kudos

Link Copied

21 Replies
Altera_Forum
Honored Contributor II
‎09-19-2015 11:09 AM
429 Views

You need to read a textbook on digital logic design. Registers are one of the most basic elements.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.