Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Transaction Reordeingr Feature in Altera's PCI Express Application Interface/DMA

Altera_Forum
Honored Contributor II
‎09-04-2013 03:59 PM
1,025 Views

Hi, 

 

I am using the Altera's free application interface /DMA that comes with PCI Express core. I want to know whether this DMA has completion reordering feature or not? I used my hardware setup with jungo windriver. I am transferring 8Gb data from PC to DDR3 memory(attached on my custom board) using DMA. On one PC I found that the received data has some ordering issue quite frequently. But the strange part is that I am not getting this problem on another PC even after several transfers. 

 

Since 8Gb data is quite big I should have problem on the other PC as well. What else can be the issue? 

 

 

Thanks 

Ali Umair
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎09-04-2013 04:03 PM
337 Views

I'd guess that the fpga generates the TLP in address order, however the PC end might generate terminations in a different order from which the requests are generated. 

Even snooping the cpu data cache could make a difference.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.