Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Unexpected result after simulation of Avalon Edge Detector example in DSP Builder

Altera_Forum
Honored Contributor II
‎10-22-2008 09:50 AM
1,012 Views

I've been checking Avalon Edge detector in DSP Builder (versions 7.2 and 8.0) and the image result of the simulation shown is 10 pixels moved to the right. 

 

Any suggestion about this harmful effect? 

 

Any suggestion in order to avoid it?
Preview file
52 KB
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.