Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
공지
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 토론

User IO pin vs PLL_CLKOUT0N pin. Can I output a clock on user IO?

JDeff
초급자
1,607 조회수

What is the difference between the CLKOUT pins and user IO pins? The fitter allows routing of a pll clock output to a user IO pin. What is the difference? Will I get better performance or timing closure if I use the dedicated clkout pin? Right now I am using a single ended clock and its routed to a IO pin, but I am getting poor results and timing closure problems. Wondering if it is worthwhile to spin the board to use a dedicated clkout pin.

0 포인트
1 솔루션
JonWay_C_Intel
1,279 조회수

The clkout is a dedicated path from the PLL to output pin. In zero delay buffer mode, the delay by the output pin is compensated. https://www.intel.com/content/www/us/en/programmable/documentation/mcn1401782837027.html#mcn1401869677350

 

The fitter allows your PLL to output to user io pin via global routing.

 

Will you get better performance? To find out, you will need to analyze timing given the PLL compensation mode and routing to the clkout pin.

원본 게시물의 솔루션 보기

0 포인트
1 응답
JonWay_C_Intel
1,280 조회수

The clkout is a dedicated path from the PLL to output pin. In zero delay buffer mode, the delay by the output pin is compensated. https://www.intel.com/content/www/us/en/programmable/documentation/mcn1401782837027.html#mcn1401869677350

 

The fitter allows your PLL to output to user io pin via global routing.

 

Will you get better performance? To find out, you will need to analyze timing given the PLL compensation mode and routing to the clkout pin.

0 포인트
응답