Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21619 Discussions

VGA Core interface for cycloneIII

Altera_Forum
Honored Contributor II
‎09-01-2009 07:39 PM
990 Views

Hi all, 

 

I am at present working on interfacing a VGA Controller which was already ported for Cyclone II/Stratix II to Cyclone III(NEEK Board). Following is the link from where i downloaded the design. 

 

http://www.altera.com/support/refdesigns/sys-sol/computing/ref-niosii-vga.html?gsa_pos=3&wt.oss_r=1&wt.oss=vga 

 

Has anyone already worked on interfacing a VGA Core for Cyclone III? 

 

In the design example shown above in the link i'm not able to exactly picturize the functionality of vsync, hsync, sync and blank signals present in the vga_controller. 

 

May be vsync would do the Vertical Syncing and hsync would do the Horizontal Syncing but what is the use of sync(vsync xor ed with hsync) signal and blank signal. 

 

I'm also not sure of how to port these functionality in my top level design. Can anyone help me out?  

 

Please let me know if any additional information is required. 

 

Many thanks, 

Shyam Jude J
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.