VREF I/O pin not works

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

VREF I/O pin not works

1,082 Views

Hi folks, I`m new.

I have CycloneIII Starter Board (cp3c25f324c6) with LCD multimedia kit. I'm trying initialising audio chip via i2c.

Before programing, there is Vcc from external pull up resistors on sda and scl pins.

After programing, sda is on E1 pin and works - i see data signal on osciloscope, but scl on F3 pin (special VREFB1N0 used as I/O) is after programing pulldown to gnd. Both pins are in same bank, bidir...

Have you any idea whats wrong? Something with VREF config?

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.