Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21324 Discussions

Virtual pin

Altera_Forum
Honored Contributor II
‎02-17-2011 08:44 AM
1,112 Views

Virtual pin use in top level to connect logic that can decrease simulation time (timer, reset counter etc and target FPGA target application this virtual pin simulation control signal needs to be driven inactive. 

 

If I assign a virtual pin, Quartus II will assign this pin to “GND, VCC or Floating”? 

 

Kindly help 

Thanks
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎02-17-2011 08:50 AM
304 Views

Virtual pin is not exist in fact, So it will not be assigned to GND,VCC or others.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.