Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20705 Discussions

Warning: Found 20 output pins without output pin load capacitance assignment?

Altera_Forum
Honored Contributor II
2,596 Views

What is the method to find this info? Rough estimates usually adequate? 

 

Where do these numbers go into Quartus?
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
1,169 Views

Unless you have a very timing-critical design, I believe this is one of the MANY Quartus II compilation warning messages that you can ignore. At least until you get down to the final optimization of the design. 

 

Anyone else have comments on this?
0 Kudos
Altera_Forum
Honored Contributor II
1,169 Views

I got the same warning, because the default cap load is 0pF for the pin output type you have specified. If you go to the Assignments/Device... tab and click on the "Device and Pin Options..." button, you will find "Capacitive Loading" under Category:. Here you can set the default load cap for the output driver type in your design. 

 

I find this useful for output timing analysis. It will also help you choose the minimum output drive strength to meet your desired output timing.
0 Kudos
Reply