Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
19212 Discussions

What is the maximum clock speed, the maximum PLL speed, the maximum logic block input frequency and the minimum propagation delay through gates on the Cyclone 10 LP and GX FPGAs?

DMerc4
Beginner
1,032 Views

The more answers to the above questions I can get the better. Many thanks.

0 Kudos
1 Reply
Rahul_S_Intel1
Employee
152 Views
Reply