Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21611 Discussions

Why 1 times DMA transfer only support 256K byte in Qsys DDR3 reference design?

Altera_Forum
Honored Contributor II
‎12-09-2013 02:14 PM
962 Views

Hello, 

I met an issue when develop PCIe card. 

my design is on the basis of Qsys DDR3 reference design. 

I found 1 times DMA transfer from FPGA to PC host only support max 256k byte. 

I need enlarge to 2M byte during 1 times DMA. 

which parameters need to modify? 

 

Thanks in advance. 

13011010317
Preview file
468 KB
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.