Writing a verilog code for Some signals CLK, CKE, RESET

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

Writing a verilog code for Some signals CLK, CKE, RESET

1,679 Views

Hi, can any1 help me how to write a verilog code for some signals like CLK, CKE, RESET.

Actually i have written the code but iam having some conflictions with that. Iam attaching my code here please check this and suggest me wer to modify according to the information which i have attached.

Here a stable clock of 500 MHz is using


`timescale 1ns / 1ps
module DDR3_Rst(
                  clk,
              Reset,
    cke
    );
     
     input clk;
     output Reset;
     output cke;
     
     reg Reset_i;
     reg cke_i;
     
 always@(clk)
 begin
 if(clk)
 begin# 0 Reset_i <= 1'b0;# 44 cke_i <= 1'b1;
 end
 
 else
 
 if(!clk)
 begin# 200655 Reset_i <= 1'b1;
 # 189985 cke_i <= 1'b0;# 310162 cke_i <= 1'b1;
 end
  end
 assign Reset = Reset_i;
 assign cke = cke_i;
 
endmodule

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.