Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

about FIR compiler

Altera_Forum
Honored Contributor II
1,303 Views

why FIR compiler have the limit on the number of the coefficient set in use of multiple coefficient sets's function.Is it because of the resource of the hard ware or others reason?who can tell me ,thanks.

0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
579 Views

 

--- Quote Start ---  

why FIR compiler have the limit on the number of the coefficient set in use of multiple coefficient sets's function.Is it because of the resource of the hard ware or others reason?who can tell me ,thanks. 

--- Quote End ---  

 

 

multiple sets require storage and muxes. Otherwise computation resource is same one. 

So yes it is hardware resource, speed as well as complexity of ip.
0 Kudos
Altera_Forum
Honored Contributor II
579 Views

 

--- Quote Start ---  

multiple sets require storage and muxes. Otherwise computation resource is same one. 

So yes it is hardware resource, speed as well as complexity of ip. 

--- Quote End ---  

 

 

if i use multiple parallel stage ,each with a FIR compiler,is that ok in the situation when the total number of coefficient are out of the limit on single IP and each stage are not?
0 Kudos
Altera_Forum
Honored Contributor II
579 Views

 

--- Quote Start ---  

if i use multiple parallel stage ,each with a FIR compiler,is that ok in the situation when the total number of coefficient are out of the limit on single IP and each stage are not? 

--- Quote End ---  

 

 

If resource helps it should be ok then you have to mux the relevant ip
0 Kudos
Reply