Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

about unused pin state

Altera_Forum
Honored Contributor II
‎05-20-2011 01:06 AM
1,141 Views

in my design, there are several unused pins, and i always set them as Hi-Z. i want to know wheter the noise will come into those pins and make my logic wrong? thank you.

0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎05-20-2011 03:23 AM
424 Views

Unused pins will not make your logic wrong. However, floating pins have the potential to switch states, and that would cause unnecessary power dissipation (fairly unlikely, but not impossible). You should select the unused pins option to enable weak pull-ups on the unused pins. 

 

Cheers, 

Dave
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.