Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

adders and carry chains

Altera_Forum
Honored Contributor II
‎07-03-2013 01:13 PM
1,649 Views

Hello. 

 

According to Cyclone datasheet the logic elements can work in arithmetic mode so we can me make adders with very fast carry chains. I made 2 projects with Quartus II 10.1 Web Edition: 

 

a - in the first I used Cyclone 1 EP1C3T100C8N. The technology map viewer ( post-fit ) showed the LE in arithmetic mode and the carry chains. That's Ok. 

 

b - the second I used Cyclone 2 EP2C5T144C8N. I see the tech map viewer but it's not clear to me if the LEs are in arithmetic mode. But the Quartus didn't use the carry chain. It's like a ripple carry adder. Why?  

 

The vhdl code are the same in both designs. It happens with other devices too. 

 

I posted the code and the capture of the technology map schematics. 

 

Thanks.
multiple-attachments.zip
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.