Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

adding comments performance reduced

Altera_Forum
Honored Contributor II
1,048 Views

Hi, 

 

am using cyclone 4gx ep4cgx75cf23i7 fpga and quartus 12.1 web edition. in my developed working code i just added some more comments on code , 

 

before adding comments in code --- it was working with 0% loss on data transmission . when compiled i get 768 warnings 

after adding comments in code --- it was working but with 5-10% loss on data transmission . when compiled i get 758 warnings 

 

is it just adding some more comments in code will affect performance ? also how the warnings will vary with this adding comments. 

 

had anyone faced this type of issues ? what may be the reason? 

 

 

 

Thanks
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
382 Views

I get the feeling something else is changing, or your timing specs are not good enough. Adding comments to the source code will probably affect the fit seed, which can change the layout, hence why you need good timing specs to reign in any problems. 

 

If your design has flakey build characteristics (ie. some builds work better than others with minimal source code changes.), there is probably a problem with the design.
0 Kudos
Reply