Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21613 Discussions

alt2gxb: undefined bits in serialized tx-datastream

Altera_Forum
Honored Contributor II
1,008 Views

Hi together, 

 

after getting the modelsim simulation library to work, I could see that there probably is a different problem with the TX phase compensation fifo. In modelsim, I see that in tx_digitalreset-mode the K28.5 word is transmitted. After reset time, the data word at the tx-input is arbitrary and constant "FF0F33FB". I looked up the 8b/10b-coding table of the handbook to see what my serialized signal should be. Instead seeing it, I get some undefined states in the signal; mixtured with the 8b/10b-coding. While searching for the reason, I found that some tx-internal values have undefined bits, too: 

 

sim:/testbench/u_0/u_7/nlilo/ser_datain: 

U00U1101010010111010 

 

sim:/testbench/u_0/u_7/nlilo/wire_dprioout: UUUUU... later some 0 and 1 but always U inbetween. 

 

sim:/testbench/u_0/u_7/nlilo/td_in_txd and also 

pi_in_txd_ch, pi_in_txd_ch_dprio, pi_out_txd: 

00U0000000000U0000000000U0000001000U10101111 

 

Also, the debug_tx_phase_comp_fifo_error signal is U all the time.  

 

Daniel
0 Kudos
0 Replies
Reply