Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

altddio_out in Cyclone III FPGA Development Kit

Altera_Forum
Honored Contributor II
‎09-15-2014 04:42 PM
1,087 Views

Hello!  

I encountered the following problem. When you try to transmit data over Ethernet in 1000, the output is constantly 0.  

 

 

I use to break altddio_out to break feed stream 8-bit words in the 4-bit. Connected as follows:  

 

 

altddio_out diff_out( 

.datain_h(MAC_out[7:4]), 

.datain_l(MAC_out[3:0]), 

.outclock(enet_gtx_clk), 

.dataout(ddr_out) 

); 

 

wire [3:0] ddr_out; 

 

 

top top ( 

.enet_tx_d(ddr_out), 

.enet_tx_dv(MAC_out_v_del), 

.enet_gtx(enet_gtx_clk), 

..... 

 

); 

 

 

enet_tx_d always = 0; 

 

How fix it?
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎09-16-2014 11:57 AM
431 Views

or must use only altera_tse megafunction?

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.