Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

altgx alignment word boundaries

Altera_Forum
Honored Contributor II
‎11-04-2013 02:27 PM
971 Views

I'm using the altgx block with four channels running at different transfer rates (all based on a 125 MHz pll_inclk). With and without 8B10B encoding enabled. In order to align I use manual bitslipping, but on some channel I am unable to receive the correct training sequence. When I simulate the design in modelsim it seems to be releated with the transport delay introduced between TX and RX. The parallel bit width is 32 bit. 

 

Sending the alternating sequence of x"12345678" and x"90ABCDEF" and bitslipping and checking until RX_BITSLIPBOUNDARYSELECTOUT turns 0 again, I can see the almost correct RX-DATA: 

 

EF123456 - 7890ABCD 

CDEF1234 - 567890AB 

 

Reversing the byte order won't help. Any hints on what I'm missing?
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.