arria v GT FPGA development

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

arria v GT FPGA development

1,017 Views

Hello, everyone

I am using a arria v GT FPGA development board, The development board have two Arria V GT 5AGTFD7K3F40I3N FPGA. I need communication between the two FPGA. I see they have inner LVDS ligature in the schematic diagram, but I can't find the pin name in the "development board reference manual". So I don't know how to communicate between the two FPGA. So I need help. Thank you, Best Wishes.

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.