Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

cascade pll on stratix II

Altera_Forum
Honored Contributor II
‎01-13-2009 08:48 PM
1,090 Views

Hi 

I have a question : is it possible to connect an enhanced pll input to the fast pll output on the stratix II device? 

Another question : is it possible to connect one fast pll to another one, 

on the opposite side of the chip (suppose pll1 to the pll3)? 

thanks
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎01-13-2009 09:04 PM
430 Views

I thought PLL cascading was allowed for only certain PLL combinations, but I didn't find that with a quick check of PLL cascading references in the device handbook. 

 

To answer questions like these, I typically create a simple test case to try it in Quartus with something that compiles fast.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.