Best guesses:
- the small changes involved correction of major errors; if such errors caused a lot of logic gates to be unconnected or ininfluent on output behaviou, then a relevant part of the design was trimmed during logic synthesis and you actually had a smaller design than expected
- you enabled Time Driven Synthesis or any other optimization feature in project settings
- your machine has somehow become slower :-)
