Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20725 Discussions

cpld not retaining configuration on power cycle

Altera_Forum
Honored Contributor II
1,007 Views

With Quartus 8.0 and usb byteblaster, I program an Altera EPM7256AE cpld, Verify says ok, and it works as expected in system. After power cycle it no longer works. 

Running Quartus' Verify again succeeds and then the cpld works in system again (without re-programming) - until power is cycled. 

 

This is not a new product and I've wracked my brain trying to think what I could possibly be doing differently from the many times in the past I didn't have this problem. I can't figure!  

I've tried various sequences of running the software, powering the device, connecting the byteblaster... and more than one part, i.e. duplicate hardware - nothing changes. 

 

What state could this part be in that power-cycling loses the config? Failing to initialize on power, and Quartus doing something necessary for operation? 

 

Any suggestions appreciated.
0 Kudos
0 Replies
Reply