Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.

cyclone3 pll

Altera_Forum
Honored Contributor II
1,431 Views

hi, please clarify the following 

 

1. i used altpll megafunction to generate1733 Hz with 8.192 MHz as input. it accepted but while i simulating it is not giving o/p with that frequency. 

2. for all simulations it is giving 700ns delay for output 

3.how to cascade plls to get low o/p frequencies 

4. in pll what are the functions of signals pfdena,locked 

5. how the multiplication and division factors of pll mega functions are related to the M,N, COUNTER VALUE. 

6.how to get other o/ps(except dedicated o/p) of pll to externally i/o pins. 

 

with regards
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
715 Views

hi,  

How do you have to generate, can I know the method by which you have details because I do a similar project and can be only in the steps or there are errors.
0 Kudos
Altera_Forum
Honored Contributor II
715 Views

by using mega functions i am generating...

0 Kudos
Altera_Forum
Honored Contributor II
715 Views

ok if it possible a like a details or plz pictures to more understand.thanks

0 Kudos
Reply