Community
cancel
Showing results for 
Search instead for 
Did you mean: 
Altera_Forum
Honored Contributor I
779 Views

does LVDS input clock have internal bias?

I am AC coupling a clock into a S2GX device (but uses a regular CLK). Does this signal need to be rebiased to the appropriate common mode on the board, or can the FPGA bias it internally? 

 

Thanks in advance!
0 Kudos
0 Replies
Reply