Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21611 Discussions

does the pll reconfig ip work when used on qsys and quartus 14?

Altera_Forum
Honored Contributor II
1,239 Views

I am trying to dynamically reconfigure plls in my design, for this I am using the pll reconfig altera ip. In 13.1 I had this working by generating the pll + pll reconfig using the megawizard plug in manager and placing them in a schematic and wiring them up. I believe there was a problem with using them on the qsys bus. I have now upgraded to quartus 14, i didnt see anything noted in the release notes (i may have missed something) about this and I would like to put the pll and pll reconfig on my qsys bus. Does anyone know if this will work? Or have this working in their design?

0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
523 Views

update: 

started new small design with a qsys bus driving the pll_reconfig as per AN661 and tried with all combinations of pll and pll_reconfig on the qsys bus or in the schematic: 

 

pll on qsys and pll_reconfig on qsys => wouldnt reconfig 

pll on schematic and pll_reconfig on qsys => wouldnt reconfig 

pll on qsys and pll_reconfig on schematic => reconfig worked 

pll on schematic and pll_reconfig on schematic => reconfig worked 

 

the only noticeable difference was the bus width of the mgmt address when the reconfig ip is generated. When outside the qsys bus it is 6 bits wide but when generated on the qsys bus is 8 bits wide.
0 Kudos
Reply