Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

dual usage pins clksel0 clksel1, bootsel0 ... with pull down

Altera_Forum
Honored Contributor II
‎07-20-2015 09:15 AM
1,145 Views

hello, 

In my design I have clksel0 used as both clksel0 and uart TX pin. 

the TX is connected to a max3222 device. 

since clksel0 is set to '0' (with 10K pull down), will the HPS be able to set UART TX to '1' (the max3222 needs to see more then 2V, VCCIO is set to 3.3V)? 

 

 

the same question applies to bootsel0..2 and clksel1. 

 

Eliezer
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.